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Abstract—Power is an important design constraint for all nomadic
and tethered devices as mobile phones or media-boxes today. This is
mainly because it limits their operational time or because of the required
operational thermal conditions. In order to keep the pace with increasing
number of use-cases while increasing the lifetime, power reduction is
enforced to all parts of a device, thus also for the embedded chipset.
For this and other reasons like cost and size, the whole chipset has
been integrated into a multiprocessor system-on-chip (MPSOC). As a
complex and often heterogeneous system that executes different mixtures
of applications with the variable workload, not all of its parts are utilized
all the time. This introduces spare time in the system, denoted as slack
that is possible to exploit for lower power and energy consumption by
power management (PM). The most common techniques are adaptive
body biasing and dynamic voltage and frequency scaling of a part of a
system or the system as a whole.
The scope of our research is power management including these
techniques on an MPSoC executing streaming applications, such as
audio/video codecs, telecom services (protocols), or any other ﬁrm and
soft real time applications. A lot of previous research has been done on
this topic, mostly focusing on the isolated parts of the system. However,
focus has recently been moved to the system-wise approach. This paper
is an overview of the commercial and solutions from academia, published
until now. Special attention is given to the state-of-the-art infrastructure
for PM and its dynamic possibilities to react and save power. We favourite
the conservative approaches that do not disturb regular execution and
do not introduce any additional delay or deadline misses comparing to
the execution without power management. An overview of advanced PM
is presented. Additionally, we elaborate the trade-off between race-to-
idle and performance-on demand approaches reﬂecting the difference in
static and dynamic power consumption.
I. INTRODUCTION
Embedded systems continue to penetrate every sphere of everyday
life. Devices like smart mobile phones, navigation systems, smart
home appliances, info and entertainment media-boxes are just some
of them. However, advance of technology enables this devices to
combine many of different services and functions into a single device,
usually desired to ﬁt into a small pocket and to operate long between
two charging moments. In order to satisfy growing consumers’ needs,
comply with different industry standards and still to end with low
price attractive to as many consumers possible, digital designers are
facing big issues. One of the problems is power and energy efﬁciency
of the chip-set embedded in these devices.
Generally speaking, embedded systems today combine big-number
of different use-cases. Multiple video and audio formats are transmit-
ted using different communication protocols from server to terminal
(mobile or ﬁxed). Quality of multi-media material and communica-
tion demands keep increasing continuously. Many of this systems are
tethered or nomadic devices are battery-powered. However, battery
technology advances a lot, but still cannot deliver enough capacity
to satisfy long play-time of energy-hungry components. End-users
could easily understand shorter play-life of a device offering more
different features, but they will wait for another new one that will
offer at least the same play-time. Besides the embedded systems, big
processing server facilities have considerable energy expenses due to
the large number of general processing processors that may not work
in the most energy-efﬁcient mode.
On the other hand, there are some technology limitations transpar-
ent for end-users. Chipsets with higher power dissipation need more
expensive packaging and possibly extra cooling. Some products do
not have a luxury of fan cooling or have to operate in demanding
environmental conditions.
Since new technologies are approaching minimal feature size,
they introduce new uncertainties that come from process, voltage
or operating environment. It is predicted that in future reliability of
systems will decrease much. Since beneﬁts will be smaller, it may
result in guaranteed performance of new devices to be actually lower
for new technologies. Again, lower energy dissipation results in lower
thermal stress, which is beneﬁcial for reliability, ageing degradation
and lifetime of a system.
All this reasons have made power and energy consumption the most
important design challenge today. It is possible that other challenge
will take the top position, but it is certain that for at least a decade
power and energy consumption will be important. Design of digital
systems will become globally energy-aware in all the stages for all
the components, and energy will become a new important metric or
introduce special real-energy design. Power management is currently
a term comprising the conglomerate of all the approaches that directly
or indirectly reduces power and energy consumption. In this paper we
try to give the classiﬁcation and present most of the published work
that is the best candidate in our opinion, to become main answer
to this challenge. We also present our slack management framework
that besides power management offers a solution for temperature and
variability issues.
The rest of this paper is organised as follows. In Section II we
deﬁne scope of our literature search, following with classiﬁcation
in Section III. Section IV introduces power and energy dissipation
qualitatively and quantitatively and Section V shortly describes main
power management techniques in our focus. Section VI presents the
main general system analysis approaches that we recognized as most
important. Section VII overviews approaches targeting only power
management, while Section VIII adds the non-uniform resources
approaches and Section X brieﬂy overviews variability and reliability
management. At the end Section XI concludes the paper.
II. SCOPE
A. Architecture
Multi-processor system-on-chip we consider in this paper consists
of tiles interconnected with network-on-chip (NoC) as communica-
tion infrastructure. A tile is the element that represents a certain
system resource, like processing core, memory or I/O controller.Every tile has a network interface (NI) that connects it to the NoC. For
purpose of power management, every tile represents a separate power
domain, i.e. the separate voltage and frequency island including
its local power management infrastructure. However, this is not a
restriction, but rather just a simpliﬁcation of the system model. It is
up to designer to decide if two or more tiles can be joined into one
single frequency and/or voltage domain.
B. Application model
Applications in our scope are ﬁrm and soft real-time (RT) as well
as best effort applications (BE). An application consists of tasks that
are characterized with work expressed in processor cycles required
to be executed before a speciﬁed deadline d. Deadline can be related
to application and not to task necessarily. Because of the various
factors (either deterministic like input data, or undeterministic like
cache behaviour or operating conditions) work varies, but it could
be bounded on upper side by worst-case work wcw. Relying on this
bound, a budget b can be given to an application or a task. Also,
work of a task tj required to be executed between two successive
deadlines di and di−1 is called iteration and denoted as w
i
j.
The worst-case work of a sequence of frames is wcw = Max
∞
j=0wj.
The time to ﬁnish the work of frame i at a frequency fi is the
actual-case execution time aceti = wi/fi. In order not to miss any
deadline it must be less than the frame rate: aceti ≤ T = 1/fFR.
The absolute deadline of a frame fi is the absolute time at which
it must be produced (displayed). The absolute slack is deﬁned by:
si = (i + 1)T −
Pi
j=0 acetj. When a deadline is not met, it is a
miss. Depending on the ratio of deadlines that are allowed to miss,
a quality-of-service (QoS) is deﬁned.
C. Work and slack concepts
The work wi of an iteration i is the number of processor cycles
required to fetch, process and store it. We assume that work depends
only on the input token(s), and that is independent of the operating
point of the processor. This holds when the input and output tokens
of a task, as well as its instructions, are stored in the local memories
of the tile. The application should also not be affected by other
applications, which holds in systems, such as CompSOC [1].
The worst-case work of a sequence of frames is wcw = Max
∞
j=0wj.
The time to ﬁnish the work of frame i at a frequency fi is the
actual-case execution time aceti = wi/fi. In order not to miss any
deadline it must be less than the frame rate: aceti ≤ T = 1/fFR.
The absolute deadline of a frame fi is the absolute time at which
it must be produced (displayed). The absolute slack is deﬁned by:
si = (i + 1)T −
Pi
j=0 acetj. When a deadline is not met, it is a
miss.
D. Power Management
The usual method to design a system that does not miss any
deadline is to dimension its resources according to the wcet. However,
workload usually varies a lot and wcet happens rarely and the
average-case execution time is much shorter. This results in slack
in the system (the time when system resources are not used). Slack
management has the goal to use the slack and exploit it in order
to e.g. decrease energy consumption or improve reliability. In this
work, we use the terms slack and power management interchangeably,
since power management is currently the most common way to apply
slack management. Other purposes of slack management could be
QoS-energy trade-off, temperature, reliability management as well as
combinations of them.
III. CLASSIFICATION OF POWER MANAGEMENT
Conservativeness. Depending on the fact that power management
guarantees or not deadline misses (i.e. no negative slack) it is
conservative or non-conservative. Non-conservative approaches are
usually based on a speculation about the future work so they are
referred as conservative, in difference from conservative that has to
be non-speculative. Although it is not completely correct, we use
terms conservative and speculative only since in practice these two
are the major groups and almost always exclusive. In general, we
distinguish hard, ﬁrm and soft real-time applications from best-effort
application (no real-time constraints) application.
Resources. We identify three types of resources in the system:
computation (processing cores, accelerators, dedicated cores, func-
tional units), memory (cache, scratch pad, memories and other storage
resources) and communication (bus, network-on-chip, router). Power
management can manage uniform or non-uniform resources (same
or different type, respectively), while uniform resources can be
homogeneous or heterogeneous.
Reactivity. Depending of the time when power management reacts
it can be static or dynamic. Static approaches do not react on varia-
tions during run-time of a device in general or a certain application or
use-case, while dynamic typically have a close control-loop behaviour
(observe-recalculate-set). Combination is possible, as well.
Level. Power management can target different phases of system-
development or different application layers. We distinguish the main
levels: design, architecture, compiler, operating systems and the
combinations of above.
IV. ENERGY MODEL
The overall power consumption of an integrated circuit can be split
in two dominant parts, dynamic and static power consumption.
Every switching activity on a device like transistor, or a passive
like capacitor or inductor results in dissipating power. Since resistance
is not dominant part in model of these devices we model a single
switch on the device with dissipation during charging or discharging
a capacitance Ci for a voltage difference from 0 to V with CiV
2/2.
Summing this over all devices for all the switches of a certain part
or whole of a circuitry results in
Edyn =
X
switching
X
i
1
2
CiV
2 =
1
2
nCV
2 = αftCV
2, (1)
where n is number of switches (clock cycles), C is the equivalent
circuitry capacitance, α is switching activity, f is operating frequency
(assumed constant) for a time period t. α is a statistical average
measure since not all devices switch every clock cycle and it depends
on the structure and functioning (instructions, program or application)
executing. In practice n is used for modelling a huge number of
switches where even for different instruction mixes does not differ
much statistically for different applications and is often constant in
range between 0.2 and 0.5. Term αC can be empirically obtained.
A formula for dynamic power consumption derived from equation
above is
Pdyn = αCfV
2, (2)
It is important to note: 1)power depends linearly on operating fre-
quency and quadratically on voltage, 2)energy depends quadratically
on operating voltage and the number of cycles, but not on the
frequency itself.A signal propagation delay of an inverter in CMOS technology
depends on the supplied voltage given by Sakurai et al. in [2] as
D ∼
V
(V − VTH)αs , (3)
where Vt is the threshold voltage of the inverter and αs is a tech-
nology dependant constant, usually between 1.5 and 2 (temperature
dependant). Based on this we can derive exact dependency and its
linear approximation:
f =
1
D
∼
(V − Vt)
αs
V
,f = K1
(V − VTH)
αs
V
≈ KV, (4)
where K is constant
When devices are not active, i.e. not switching, they usually do
not have current ﬂow. However, since junctions in transistors are
not ideal, there are charge leaking currents, referred as leakage. For
the 90nm technologies and above, sub-threshold leakage Isub and
gate-oxide leakage dominate. Reduction of the latter component can
be achieved mostly by technology, materials used or design and
dimensioning of transistors. This solutions just postpone the problem
to the next technology instead of solving it efﬁciently. This problem
could become severe in future, but currently it is far better than it
has been predicted.
Sub-threshold leakage is usually modelled with weak inversion
current [3]:
Isub = K2V
2
T
W
L
e
VGS−VTH
mVT
“
1 − e
V
T
”
, (5)
where K2 and m are constants and T is temperature, VT =
kT
q the
thermal voltage of 25mV at room temperature, W and L are width
and length of transistor channel and VGS is the gate source voltage.
For the deep sub-micron technologies, i.e. 45nm and below, gate
leakage Igate becomes equally dominant as Isub. It consists of the
current due to gate-oxide tunnelling and due to hot-carrier injection.
Kim et al. [4] presents a simpliﬁed model for it:
Igate = K3W
„
V
Tox
«2
e
−
αTox
V (6)
where K3 and α are empirically derived constants, and Tox is oxide
thickness. Although, increasing of Tox looks beneﬁcial according to
the Equation 6, it is not possible due to the device size shrinking in
deep sub-micron technologies.
Apart of above listed phenomena that are the big part of dissipated
power in CMOS ICs, there are energy costs in the power and clock
distribution network due to its resistance and capacitance. We will not
focus on them since they could be easily included in the equations
above and relation with application execution time and real-time
requirements is simple.
V. TECHNIQUES
In this paper we focus in two major techniques for power manage-
ment: dynamic voltage and frequency scaling (DVFS) and adaptive
body biasing (ABB). First is used to lower down active and the second
static energy consumption. We just list other methods and discuss
them only brieﬂy,since they can be considered as special cases of
these two: clock gating, power gating, frequency scaling and adaptive
voltage scaling. In the rest of this section we will describe the major
ideas of them.
Dynamic voltage and frequency scaling (DVFS) is technique which
allows to change operating voltage and frequency of combinational
circuits dynamically, i.e. during run-time. As already concluded in
Section IV and Equation 1, lowering only the frequency decreases
dynamic power but not energy, while lowering both frequency and
voltage decreases energy as well. However, lowering the frequency is
necessity for voltage scaling (Equation 3), so the processing of work
w lasts longer. This leads to a conclusion that DVFS gains energy
saving by extending the execution time, thus trading linear execution
slow-down for possible quadratic energy saving.
Clock and power gating are traditionally considered separate
techniques since the implementation differs most of the time. Clock
gating disables switching activity during idle periods, when no
processing will be done. This can be seen as a special case of
DVFS when frequency is 0Hz and still with operating voltage.
Similarly, power gating switches off the operating frequency and
voltage (DVFS with operating point of 0V and 0MHz). Clock gating
reduces active power dissipation in clocked parts of circuitry and in
part of clock distribution network, while power gating reduces static
power dissipation during idle periods.
Adaptive voltage scaling (AVS) is a modiﬁcation of DVFS since it
usually has a control feedback loop that observes the performance on
a hardware block. The hardware block is a replicated part representing
a critical path of the power domain. Control loop mechanism observes
the achieved performance on replicated hardware block and based on
the achieved performance, tunes the supplied voltage and frequency
towards targeted performance. Often the difference between DVFS
and AVS is in open-loop and closed-loop mechanisms. In case of
DVFS, generally there is a table with values for voltage and frequency
that have to be supplied accordingly to the desired performance, thus
not a complete feedback control loop. Closed loop enables AVS to
control different phenomena, e.g. PVT variations.
In order to apply DVFS, certain features has to be added to the
system. For a proper functioning it requires infrastructure (voltage
regulators) that has a controllable voltage and frequency. Usually,
DVFS is applied to independent power domains of the system, which
may operate at different operating (V,f) points, and thus they must be
separated. Separation is done by inserting isolation cells and voltage
level shifters that allow functioning and communication between
power domains. This brings additional costs in area and energy
overhead of non-ideal infrastructure. In case of clock and power
gating without DVFS, infrastructure is different and simpler, while
AVS requires more complex infrastructure.
In order to implement these techniques, especially with real-time
applications, it is important to have correct and precise application
model as well as model of infrastructure efﬁciency (timing and
energy overhead). For this reason our focus in this literature overview
includes modelling approaches.
Adaptive body biassing (ABB) is a technique which by apply-
ing the biasing voltage changes the threshold voltage(VTH). When
decreased, it allows a larger decrease of supply voltage (VDD) or a
higher frequency of for the same VDD. However, lower VTH contributes
with increased static power, bringing yet another trade-off before
designers.
VI. SYSTEM ANALYSIS AND MANAGEMENT APPROACHES
General overview of the approaches for system analysis and
management that we consider important and related to others are
presented in this section. The main purpose of these approaches
is system power management, but they are also useful for thermal
management and reliability. We list some system-wide approaches
with more general purpose ﬁrst and system management oriented to
certain speciﬁc purpose later.A. Hydra
A research group at NXP Semiconductors in Eindhoven led by
Marco Bekooij investigates design of predictable multi-processor
systems. Their main consideration is methodology that copes with
increasing complexity of real-time system design, relying on the
concepts of predictability. A system is considered predictable if
respects predeﬁned timing and quality requirements. Models, anal-
ysis techniques, multiprocessor simulation and synthesis tools are
developed to design these complex systems [5], [6], [7], and we see
them like a very prospective methodology to combine with our slack
management concepts.
B. Symbolic timing analysis
Rolf Ernst with his group at Braunschweig University develops
symbolic timing analysis for real-time applications including pe-
riodic, sporadic and bursty tasks as well as distributed real-time
constraints such as end-to-end delays. Using the analysis techniques
and results, the VF for each resource can be found such that the
power consumption is reduced [8]. They consider an application
as being a set of computation and communication tasks. The tasks
are mapped to and executed on a set of processing (heterogeneous)
and communication elements. An interesting aspect of this work is
that two kinds of system property variations are taken into account:
variations inﬂuencing the system load (different WCET, due to
updates, etc.) and variations inﬂuencing the system service capacity
(changes in the execution platform).
C. Interface-based rate analysis
Lothar Thiele at ETH Zurich focuses on performance analysis of
distributed embedded systems [9] and interface-based rate analysis of
Embedded Systems. The idea is to connect components together and
build entire systems, without any knowledge of the internal details of
each component, but only the input and output rates. Two components
can be connected together if the output rate of one component
is ”compatible” with the input rate of the other component. This
notion of compatibility is formalized and an interface rate algebra
is proposed [10]. Recently, they start to use their work on power
management [11], [12], [13].
VII. POWER AND ENERGY MANAGEMENT
Margaret Martonosi with the group at Princeton University works
in the general purpose computation domain and not in the embedded
systems domain. However, their ideas are interesting for energy
saving via DVFS. They propose methods to directly apply DVFS,
based on feedback controllers that tune the VF according to the
processor load [14], [15], [16].
ESLAB group at Linkopings University led by Zebo Peng and
Petru Eles investigates low-power consumption as the optimization
of real-time applications implemented on power constrained network-
on-chip architectures using accurate delay and power models for
the processor cores and communication infrastructure. Subsequently,
they propose a method that combines dynamic and static power
consumption in heterogeneous distributed multiprocessor systems
with real-time constraints [17], [18].
Radu Marculescu from System Level Design Group at Carnegie
Mellon University investigates system-level power and performance
analysis of wireless multimedia systems [19] and low-power design,
hierarchical adaptive dynamic power management, non-stationary
service request [20].
A. Design of power domains and infrastructure
Again, Radu Marculescu investigates voltage island design [21]
and partitioning, voltage level assignment and physical-level ﬂoor-
planning for core-based designs [22] but coupled with the NoC
design. Interesting work is presented in [23] and advocates that
for many-core grouping of cores into cloud-shaped voltage domains
is more efﬁcient than into traditional rectangular domains. Except
power-management, it increases reliability and PVT-variations and
fault-tolerance of systems.
Very important part of low-power chip infrastructures are volt-
age regulators that supply voltage domains. Different use-cases are
possible: on-chip versus off-chip regulators and per-chip versus per-
core (per-domain) solutions. This is a big challenge for designers,
since regulators have non-ideal power efﬁciency i.e. introducing some
power losses, depending on the relation of their input and output
voltage level, the parameters and power consumption of circuitry in
the domains. In [24] this is investigated and concluded that fast per-
core on-chip DVFS DC-DC regulators are recognized as the most
efﬁcient infrastructure. They enable dynamic and static DVFS that
can be very aggressive, so when used properly, can be very close to
the optimal (minimal) energy consumption.
In [25] on-chip integration of an inductive DC/DC converter
for AVS was discussed. It is shown that efﬁciency of integrated
regulator is better than with the regulator with non-integrated passive
components. Also, efﬁciency is better if regulator supplies a larger
and more power-hungry voltage islands, with intensive processing
load (MPEG video decoding in this case). Integration of single one-
inductor multi-output DC/DC converter is envisioned as the wining
beneﬁts/cost trade-off. Multiple outputs of regulator supply different
power domains over the couple of supply power-rails.
Another very efﬁcient DVFS per-core infrastructure is proposed
from researchers at CEA-Leti, Grenoble. In [26], [27] a description
of a complete DVFS architecture for IP units integration within
globally asynchronous locally synchronous network-on-chip with
estimated power efﬁciency of 95%. The main low-power features
in this architectures are local clock generators for per-core power
domains with VDD hopping between two voltages. Using width-
pulse modulated control signals it provides very precisely desired
performance level (i.e. frequency), thus saving both power and energy.
Their ultra cut-off voltage generator decreases the leakage power of
the domains.
VIII. POWER MANAGEMENT APPROACHES FOR NON-UNIFORM
RESOURCES
In this section we discuss papers about power management from
different domains. We list them accordingly to the categorization
presented in the introduction. Due to our focus, we thoroughly discuss
here only the methods targeting resources having different types (non-
uniform resources).
A. Computation and memory
Margaret Martonosi has another interesting research, in which with
the same line as program phase detection is the analysis of memory
referencing behaviour. Using this technique the cache behaviour can
be predicted and optimized based on the live time of cache lines.
Subsequently, one might think of a power saving strategy that tunes
the processor speed depending on the phase in which a program is.
Another part of research of the same group covers method for
learning at run-time the behaviour of different code regions and scale
the VF of the processor when a region is memory bounded [28].In [29] the authors propose to decompose the workload in: on-chip
workload (the number of CPU clock cycles required to perform the
set of instructions) and off-chip workload (the number of off-chip
accesses).
Luca Bennini from University of Bologna is partially active in the
domain of both computer-aided design for low-power (automation
of clock gating [30]) and power management policies in general.
Some of their main contributions are a theoretical framework for the
analysis and the optimization of power-management based on shut
down [31], a code compression scheme that signiﬁcantly reduced
instruction memory power consumption [32] and a battery-aware
power management policy [33].
In [34] the authors extend this work in the attempt to have
an execution time conserving approach, for an MPEG decoding
algorithm. In [35] the authors propose to scale down the VF of the
processor pipeline in case one/multiple L2 miss(es) occur. In [36]
the authors exploit the fact that for some parts of a program the
memory accesses are on the critical path for performance. Since for
those program parts the CPU computation is not on the critical path,
it can be slowed down without introducing signiﬁcant performance
loss. The authors of [37] use IPC predictions to lower the VF of
the processor and to clock-gate the fetch stage. The rationale is
that frequent true data dependencies (which are at the core of the
IPC-prediction scheme) will cause the processor to stall. In [38]
the authors propose a combined task scheduling and SDRAM data
allocation such that the number of SDRAM page hits is increased,
leading to better memory performance and power saving.
All these methods target non real-time workload, and just one
group of authors, Choi et al. tackle soft real-time applications, looking
in more detail into the relation among the processor frequency scaling
and the memory frequency scaling. An interesting fact to notice is
that, besides Choi’s work, none of the existing methods is execution-
time conserving and there is no indication that these methods can be
performance conserving.
B. Computation and communication
In this section we present a brief list of methods that reduce power
at NoC level. The typical methods to save power taking into account
both communication and computation are:1) determine the network
topology (the authors in [39] propose a simultaneous optimization of
network topologies and wire styles for latency and power reduction)
and 2) map applications on a NoC.
Except the work in the group of Marculescu, several other ap-
proaches are present [40], [41]. [42] is multi-objective exploration of
the mapping space of a mesh-based network-on-chip architecture.
In [43] they expand previous mapping strategies by taking into
consideration the dynamic behaviour of the target application and
thus potential contentions in the intercommunication of the cores.
A method were the NoCs links are turned on and off in response
to bursts and dips in trafﬁc is presented in [44]. [45] describes a
DVS of links for power optimization in NOCs. In [46] parallelizing
compiler techniques are used in order to direct run-time network
power optimization. DVS instructions extracted during static com-
pilation orchestrate link voltage and frequency transitions for power
savings during application runtime. A hardware on-line mechanism
measures network congestion levels and adapts these off-line DVS
settings to optimize network performance. All these methods are not
performance conserving.
ESLAB group at Linkopings University also takes into account the
energy spent by the communications links in [47].
Radu Marculescu explores the communication-centric SOC design
and provides formal support for analysis and optimization of on-chip
communication architectures. In the low power domain this group
investigates the following issues: network synthesis [48], network
routing [49], application mapping [50] and task scheduling [51], [52]
that minimize the system power consumption. These methods are
applicable to an architecture consisting of a matrix of tiles, each
of which consisting of a processing element and a communication
router.
A design framework based on genetic algorithm is proposed in [53]
to optimize the computation and communication energy, and concur-
rently determines the voltage islands for the NoC. The algorithm
automatically performs tile mapping, routing path allocation, link
speed assignment, voltage island partitioning and voltage assignment
simultaneously. [54] the execution of selected system components
is managed (activated or delayed) in order to adapt the system-
level current discharge proﬁle to suit the battery’s characteristics.
A path sensitive router architecture for low-latency applications is
introduced in [55] and a queuing-theory-based model for evaluating
the performance and energy behaviour of networks based on such
a router is presented. Then they explore error detection and correc-
tion mechanisms that provide different energy-reliability-performance
trade-offs and extend the model to support error protection schemes.
In [56] the authors describe a static algorithm which optimizes the
energy consumption of task communications in NoCs with voltage
scalable links. The proposed algorithm (based on a genetic formu-
lation) globally explores the design space of NoC based systems,
including task assignment, tile mapping, routing path allocation, task
scheduling and link speed assignment. The link power consumption
is dependent on the length of the link, determined at ﬂoor-planning
stage. Subsequently, the authors in [57] propose a technique invokes
an existing ﬂoor-planner to generate an initial layout of the cores.
This is followed by invocation of a low complexity algorithm that
generates the mesh based NoC architecture with complete informa-
tion of the ﬂoor-plan.
A power and thermal routers management is proposed in [58].
They use distributed throttling and thermal correlation based routing
to tackle thermal emergencies.
C. Power and QoS
As our research aims at combining QoS control with power man-
agement, we dedicate a special section to work presenting methods
mentioning the word QoS, even tough the QoS deﬁnition differs
from approach to approach and also from our understanding of it.
In [59] the authors solve the problem of allocating CPU time and
determining the voltage proﬁle on a variable voltage system, such
that all the tasks QoS requirements are satisﬁed and the systems
total energy consumption is minimized, given a set of applications
each specifying its required amount of computation and service time.
Their QoS metric is utility which is a given function dependent
on the number of resources allocated to a task (a resource can
be CPU time, memory, disk bandwidth, and etc.) and the supply
voltage. An approach that minimizes buffer requirements and energy
such that QoS is guaranteed is presented in [60]. The two QoS
metrics used are latency (the time required to execute a task) and
synchronization constraints (the timing differences among tasks). A
Pareto optimal solution representing the trade-off between the two
objective functions is obtained. Rusu et al. introduce in [61] a method
that maximizes the rewards assuming the VFS and a limited energy
budget (battery like system). Their QoS metric is reward, which is
ﬁxed and associated with each task. The problem they solve is tomaximize total reward (not all tasks have to execute (admission like
problem)), under timing and energy constraints. A similar method is
presented in [62] where the utility under time deadlines and energy
constraints is maximized. Real-time task adaptation (tasks’ ”scaling
down”, usually developed for fault-tolerance) and EDF scheduling is
used. The QoS is measured by ”utility” (known for each task at each
VF level).
In [63] a combination of off-line analysis and runtime monitoring
is introduced, to obtain worst case bounds on the workload and then
improving these bounds at runtime. The method offers hard QoS
guarantees, while minimizing the energy. The QoS is considered to
be preserved if the input buffers never overﬂow and if the processing
delay, does not exceed some speciﬁed value. Ruggiero et al. describe
in [64] a technique to select the optimal number of (symmetric)
processing cores and their VF for a given workload, to minimize
overall system power under application-dependent QoS constraints.
In this case the QoS is represented by throughput.
IX. TEMPERATURE MANAGEMENT
A group led by Margaret Martonosi conducts research in tempera-
ture management [65], [66]. They propose various levels methods to
cope with the danger of overheating: (1) processor core level (by task
migration), (2) at thread scheduling level (schedule ”cooler” threads)
and (3) at processor pipeline (by restricting the amount of branch
speculation). In [58], also thermal management together with power
routers management is proposed, utilizing distributed throttling and
thermal correlation based routing to tackle thermal emergencies.
X. VARIABILITY AND RELIABILITY MANAGEMENT
Margaret Martonosi deﬁnes variability taxonomy and investigates
program phase detection [67]. Variability is said to be of two types:
(1) variability across different runs (same input data, variations due
to pipelines, caches, etc.), and (2) variability across different datasets.
Tajana Simunic from University of California at San Diego com-
bines research of reliable and low power SoC design. The tackled
system architecture consists of a set of IPs connected by a network on
chip. They propose several power-reliability management. Methods
categorized as follows: simulation methodology to analyse reliability
of multi-core SoCs [68]; dynamic power management using machine
learning [69] and dynamic reliability and power management for
systems [70], [71], [68].
A recent topic that ESLAB group at Linkopings University starts
investigating is combined energy and fault tolerance management
for applications implemented on NoC based architectures, where the
communication links may be faulty [72].
XI. CONCLUSIONS
Power consumption is the most important challenge in design of
embedded systems. Long play-time duration and increasing number
and quality of services that tethered and mobile devices offer are just
some of the reasons for it. We envision that energy consumption will
dominate for number of years still and it is important for design to
be generally energy-aware.
In this paper we presented a literature investigation of power
and energy management with the general classiﬁcation of different
approaches. Special attention is given to those targeting temperature
or reliability combined with power management. Most interesting
features were conservativeness with real-time deadlines and energy
efﬁciency. We observed them from a system design perspective. Most
of them target embedded systems with some from general processing
ﬁeld that could be applied as well.
Although a lot of different approaches are targeting complementary
resources at same or different stages of design and operating lifetime,
being globally energy-aware is not easy. There is no clear coherent
and uniﬁed power management methodology or standard which could
become the basis for combining different approaches into a system-
oriented framework. It is unclear what would be the inﬂuence of
one method combined with some other and if combination will be
counter-productive or not. In future, with technology advances there
will be less space to play and an uniﬁed and global energy-aware
approach will be a necessity.
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